1. Holistic technology optimization and key enablers for 7 nm mobile SoC;Song;IEEE VLSI Tech. Dig.,2015
2. Overcoming scaling barriers through design technology cooptimization;Liebmann;IEEE VLSI Tech. Dig.,2016
3. Extreme scaling enabled by 5 tracks cells: holistic design-device co-optimization for finFETs and lateral nanowires;Garcia Bardon;IEEE IEDM Tech. Dig.,2016
4. Vertically stacked gate-all-around Si nanowire transistors: key process optimizations and ring oscillator demonstration;Mertens;IEEE IEDM Tech. Dig.,2017
5. The evolution of scaling from the homogeneous era to the heterogeneous era;Bohr;IEEE IEDM Tech. Dig.,2011