1. Performance trade-offs in finfet and gate-all-around device architectures for 7nm-node and beyond;Kim,2015
2. Stacked nanosheet gate-all-around transistor to enable scaling beyond finfet;Loubet,2017
3. Device exploration of nanosheet transistors for sub-7-nm technology node;Jang;IEEE Trans. Electron. Dev.,2017
4. Device exploration of nanosheet transistors for sub-7-nm technology node;Jang;IEEE Trans. Electron. Dev.,2017
5. Stacked ge-nanosheet gaafets fabricated by ge/si multilayer epitaxy;Chu;IEEE Electron. Device Lett.,2018