Author:
Son Jaemin,Cho Kyoungah,Kim Sangsig
Abstract
AbstractIn this study, we present a fully complementary metal–oxide–semiconductor-compatible ternary inverter with a memory function using silicon feedback field-effect transistors (FBFETs). FBFETs operate with a positive feedback loop by carrier accumulation in their channels, which allows to achieve excellent memory characteristics with extremely low subthreshold swings. This hybrid operation of the switching and memory functions enables FBFETs to implement memory operation in a conventional CMOS logic scheme. The inverter comprising p- and n-channel FBFETs in series can be in ternary logic states and retain these states during the hold operation owing to the switching and memory functions of FBFETs. It exhibits a high voltage gain of approximately 73 V/V, logic holding time of 150 s, and reliable endurance of approximately 105. This ternary inverter with memory function demonstrates possibilities for a new computing paradigm in multivalued logic applications.
Funder
National Research Foundation of Korea
Ministry of Science, ICT and Future Planning
Korea University
Publisher
Springer Science and Business Media LLC
Reference30 articles.
1. Kuhn, K. J. Considerations for ultimate CMOS scaling. IEEE Trans. Electron Devices 59, 1813–1828 (2012).
2. Bohr, M. T. & Young, I. A. CMOS scaling trends and beyond. IEEE Micro 37, 20–29 (2017).
3. Ho, R., Mai, K. W. & Horowitz, M. A. The future of wires. Proc. IEEE 89, 490–504 (2001).
4. Khezeli, M. R., Moaiyeri, M. H. & Jalali, A. Analysis of crosstalk effects for multiwalled carbon nanotube bundle interconnects in ternary logic and comparison with Cu interconnects. IEEE Trans. Nanotechnol. 16, 107–117 (2016).
5. Kim, K.-H. et al. A multiple negative differential resistance heterojunction device and its circuit application to ternary static random access memory. Nanoscale Horizons 5, 654–662 (2020).
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献