Author:
Bhuwalka Krishna Kumar,Mohapatra Nihar R.,Narendra Siva G.,Rao V Ramgopal
Abstract
AbstractIt has been shown recently that the short channel performance worsens for high-K dielectric MOSFETs as the physical thickness to the channel length ratio increases, even when the effective oxide thickness (EOT) is kept identical to that of SiO2. In this work we have systematically evaluated the effective dielectric thickness for different Kgate to achieve targeted threshold voltage (Vt), drain-induced barrier lowering (DIBL) and Ion/Ioff ratio for different technology generations down to 50 nm using 2-Dimensional process and device simulations. Our results clearly show that the oxide thickness scaling for high-K gate dielectrics and SiO2 follow different trends and the fringing field effects must be taken into account for estimation of effective dielectric thickness when SiO2 is replaced by a high-K dielectric.
Publisher
Springer Science and Business Media LLC
Reference6 articles.
1. The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs
2. 6.The National Technology Raodmap for Semiconductors published by the Semiconductor Industry Association (1997).
3. CMOS scaling into the 21st century: 0.1 µm and beyond
4. 3. Mohapatra Nihar R. , Dutta Arijit , Desai Madhav P. and Rao V. Ramgopal , “Fringing induced degradation in deep sub-micron MOSFETs with high-K gate dielectrics”. Proceedings of 14th International Conference on VLSI Design, P. 479, Jan 2001.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献