Abstract
This contribution explores different strategies to electrically contact vertical pillars with diameters less than 100 nm. Two process strategies have been defined, the first based on Atomic Force Microscope (AFM) indentation and the second based on planarization and reactive ion etching (RIE). We have demonstrated that both proposals provide suitable contacts. The results help to conclude that the most feasible strategy to be implementable is the one using planarization and reactive ion etching since it is more suitable for parallel and/or high-volume manufacturing processing.
Subject
General Materials Science,General Chemical Engineering
Reference15 articles.
1. Architecting advanced technologies for 14nm and beyond with 3D FinFET transistors for the future SoC applications;Keshavarzi;IEEE Int. Electron. Devices Meet.,2011
2. Lateral versus vertical gate-all-around FETs for beyond 7nm technologies;Yakimets;Device Res. Conf.,2014
3. 3D simulation of silicon-based single-electron transistors;Klüpfel;Int. Conf. Simul. Semicond. Process. Devices,2017
4. Exploring the Influence of Variability on Single-Electron Transistors Into SET-Based Circuits
5. Planarization of patterned magnetic recording media to enable head flyability
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献