1. Perspective: New process technologies required for future devices and scaling;Clark;APL Mater.,2018
2. Tilke, A., Culmsee, M., Jaiswal, R., Hampp, R., Conti, R., Galiano, M., Stapelmann, C., Wille, W., and Jain, A. (2006, January 22–24). STI Gap-fill technology with High Aspect ratio process for 45nm CMOS and beyond. Proceedings of the 17th Annual SEMI/IEEE ASMC Conference 2006, Boston, MA, USA.
3. Principles of plasma discharges and materials processing;Lieberman;MRS Bull.,1994
4. Matsuura, M., Tottori, I., Goto, K., Maekawa, K., Mashiko, Y., and Hirayama, M. (1997, January 10). A highly reliable self-planarizing low-k intermetal dielectric for sub-quarter micron interconnects. Proceedings of the International Electron Devices Meeting. IEDM Technical Digest, Washington, DC, USA.
5. High-density plasma chemical vapor deposition of silicon-based dielectric films for integrated circuits;Nguyen;IBM J. Res. Dev.,1999