Affiliation:
1. Department of Intelligent Semiconductor Engineering, Chung-Ang University, 84, Heukseok-ro, Dongjak-gu, Seoul 06974, Republic of Korea
Abstract
The 3D integrated circuit (3D-IC) is garnering significant attention from academia and industry as a key technology leading the post-Moore era, offering new levels of efficiency, power, performance, and form-factor advantages to the semiconductor industry. However, thermal management in 3D-ICs presents a critical challenge that must be overcome to ensure prosperity for this technology. Unlike traditional thermal management solutions that perceive heat generation in 3D-ICs negatively and aim to eliminate it, this paper proposes, for the first time, a thermal management method that positively utilizes heat to achieve low-power operation in 3D-ICs. This approach is based on a novel discovery that circuits can reduce power consumption at higher temperatures by leveraging the temperature effect inversion (TEI) phenomenon in ultralow-voltage (ULV) operating circuits, a characteristic of low-power techniques (TEI-LP techniques). Along with a detailed explanation of this discovery, this paper introduces new thermal management technologies for practical application in 3D-ICs. Furthermore, to achieve optimal energy efficiency with the proposed technology, we develop a temperature controller essential for this purpose. The developed controller is a deep learning-based PID autotuner. This paper proves the theoretical validity of the AI control algorithm designed for this purpose and demonstrates the functional correctness and power-saving effectiveness of the developed controller through intensively conducted simulations.
Funder
Korea Institute for Advancement of Technology(KIAT) grant funded by the Korea Government
Chung-Ang University Research Scholarship Grants
Reference41 articles.
1. Recent advances and trends in advanced packaging;Lau;IEEE Trans. Components Packag. Manuf. Technol.,2022
2. Gomes, W., Khushu, S., Ingerly, D.B., Stover, P.N., Chowdhury, N.I., O’Mahony, F., Balankutty, A., Dolev, N., Dixon, M.G., and Jiang, L. (2020, January 16–20). 8.1 Lakefield and Mobility Compute: A 3D Stacked 10 nm and 22FFL Hybrid Processor System in 12 × 12 mm2, 1 mm Package-on-Package. Proceedings of the 2020 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA.
3. Hu, C., Chen, M., Chiou, W., and Doug, C. (2019, January 9–14). 3D multi-chip integration with system on integrated chips (SoIC™). Proceedings of the 2019 Symposium on VLSI Technology, Kyoto, Japan.
4. A review of recent research on heat transfer in three-dimensional integrated circuits (3-D ICs);Salvi;IEEE Trans. Components Packag. Manuf. Technol.,2021
5. A novel thermal management scheme for 3D-IC chips with multi-cores and high power density;Ding;Appl. Therm. Eng.,2020