A Novel Channel Preparation Scheme to Optimize Program Disturbance in Three-Dimensional NAND Flash Memory
-
Published:2024-01-31
Issue:2
Volume:15
Page:223
-
ISSN:2072-666X
-
Container-title:Micromachines
-
language:en
-
Short-container-title:Micromachines
Author:
You Kaikai1, Jin Lei12, Jia Jianquan1, Huo Zongliang1
Affiliation:
1. Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China 2. University of Chinese Academy of Sciences, Beijing 100049, China
Abstract
The program disturbance characteristics of three-dimensional (3D) vertical NAND flash cell array architecture pose a critical reliability challenge due to the lower unselected word line (WL) pass bias (Vpass) window. In other words, the key contradiction of program disturbance is that the operational Vpass during the program’s performance cannot be too high or too low. For instance, the 3D NAND program’s operation string needs a lower Vpass bias to suppress unselected WL Vpass bias-induced Fowler–Nordheim tunneling (FN tunneling), but for the inhibited string, the unselected WL needs a higher Vpass bias to suppress selected WL program bias (Vpgm)-induced FN tunneling. In this paper, a systematical insight into the relationship between the channel potential and channel electron density is given. Based on this intensive investigation, we studied a novel channel preparation scheme using “Gate-induced drain leakage (GIDL) pre-charge”. Our methodology does not require the introduction of any new structures in 3D NAND, or changes in the operational Vpass bias. Instead, the potential on the unselected channel is enhanced by exploiting the holes generated by the GIDL operation effectively, leading to significantly suppressed program disturbance and a larger pass disturb window. To validate the effectiveness of the “GIDL pre-charge” method, TCAD simulation and real silicon data are used.
Funder
National Key Research and Development Program of China
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference16 articles.
1. Shim, S.I., Jang, J., and Song, J. (2023, January 21–24). Trends and Future Challenges of 3D NAND Flash Memory. Proceedings of the 2023 IEEE International Memory Workshop (IMW), Monterey, CA, USA. 2. Yoon, C.-W., Kim, H.-G., Lee, S.-K., Lee, J., and Song, J.H. (February, January 31). Issues and Key Technologies for Next Generation 3D NAND. Proceedings of the 2021 International Conference on Electronics, Information, and Communication (ICEIC), Jeju, Republic of Korea. 3. 3-D NAND Technology Achievements and Future Scaling Perspectives;Goda;IEEE Trans. Electron Devices,2020 4. Caillat, C., Beaman, K., Bicksler, A., Camozzi, E., Ghilardi, T., Huang, G., Liu, H., Liu, Y., Mao, D., and Mujumdar, S. (2017, January 14–17). 3DNAND GIDL-Assisted Body Biasing for Erase Enabling CMOS under Array (CUA) Architecture. Proceedings of the 2017 IEEE International Memory Workshop (IMW), Monterey, CA, USA. 5. Yang, T., Zhang, B., Wang, Q., Jin, L., and Xia, Z. (2023). Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash. Micromachines, 14.
|
|