An Improved Structure Enabling Hole Erase Operation When Using an IGZO Channel in a 3D NAND Flash Structure to Which COP (Cell-On-Peri) Structure Is Applied
-
Published:2023-07-04
Issue:13
Volume:12
Page:2945
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Choi Seonjun1, Kang Myounggon2ORCID, Song Yun-Heub1
Affiliation:
1. Department of Electronics Engineering, Hanyang University, Seoul 04763, Republic of Korea 2. Department of Electronics Engineering, Korea National University of Transportation, Chungju 27469, Republic of Korea
Abstract
In this paper, we proposed an improved (Indum-Galum-Zinc-Oxide) IGZO-Filler (IF) structure that can be used in a Cell-On-Peri (COP) structure by improving the excellent erase performance of the IGZO-Pillar (IP) structure. The IP structure mentioned above is a structure that we announced in a previous study, and this structure overcomes the poor hole carrier characteristics of IGZO when the IGZO channel was used in the early 3D NAND Flash structure and enables hole erase operation. The proposed structure showed that, despite the very poor hole carrier characteristics of IGZO, hole erase operation is sufficiently possible even if only a few hole carriers exist in a thin pillar of 5 nm thickness. Simulation results show that the proposed structure exhibits a fast erase rate of 100 μs, similar to that of the existing structure, while maintaining the low leakage current properties inherent in the IGZO material. Therefore, the proposed structure is expected to maintain the excellent characteristics of the IGZO channel even in the 3D NAND Flash of the COP structure, which enables erasure operation while overcoming leakage current and temperature stability problems of existing polysilicon channels.
Funder
National Research Foundation of Korea Samsung Electronics Ministry of Trade, Industry and Energy
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference22 articles.
1. Tanaka, H., Kido, M., Yahashi, K., Oomura, M., Katsumata, R., Kito, M., Fukuzumi, Y., Sato, M., Nagata, Y., and Matsuoka, Y. (2007, January 12–14). Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. Proceedings of the Symposium on VLSI Technology, Kyoto, Japan. 2. Jang, J., Kim, H.S., Cho, W., Cho, H., Kim, J., Shim, S.L., Jang, Y., Jeong, J.H., Son, B.K., and Kim, D.W. (2009, January 15–17). Vertical Cell Array usingTCAT (Terabit Cell Array Transistor) Technology for UltraHigh Density NAND Flash Memory. Proceedings of the Symposium on VLSI Technology, Kyoto, Japan. 3. Choi, E.S., and Park, S.K. (2012, January 10–13). Device Considerations for High Density and Highly Reliable 3D NAND Flash Cell in Near Future. Proceedings of the IEDM Electron Devices Meeting, San Francisco, CA, USA. 4. (2023, May 03). International Roadmap for Devices and Systems™. Available online: https://irds.ieee.org/editions/2022. 5. A drain leakage phenomenon in poly silicon channel 3D NAND flash caused by conductive paths along grain boundaries;Wang;Microelectron. Eng.,2018
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|