Abstract
Nowadays, Finite Impulse Response (FIR) filters are used to change the attributes of a signal in the time or frequency domain. Among FIR filters, a reconfigurable filter has the advantage of changing the coefficient in real-time, while performing the operation. In this paper, the Anti-Symmetric Product Coding (APC) and Odd Multiple Storage (OMS) modules are utilized to implement the reconfigurable FIR filter (RFIR–APC–OMS). Herein, the APC–OMS module is used to reduce the area of the RFIR architecture. The performance of the RFIR–APC–OMS is analyzed in terms of: area, power, delay, LUT, flip flop, slices, and frequency. RFIR–APC–OMS has reduced 3.44% of area compared to the existing RFIR architecture employing the Dynamic Reconfigurable Partial Product Generator (DRPPG) module.
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference30 articles.
1. An efficient reconfigurable FIR digital filter using modified distribute arithmetic technique;Naveen;Int. J. Emerg. Technol. Adv. Eng.,2015
2. Design of Low-Power Low-Area Tunable Active RC Filters
3. High Speed FPGA Implementation of FIR Filter for DSP Applications
4. Design and Implementation of DA-based Reconfigurable FIR Digital Filter on FPGA;Bhagyalakshmi;Proceedings of the 2015 International Conference on Emerging Research in Electronics, Computer Science and Technology,2015
5. Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献