Effect of Non-Ideal Cross-Sectional Shape on the Performance of Nanosheet-Based FETs
-
Published:2023-08-11
Issue:16
Volume:12
Page:3419
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Kuang Fengyu1, Li Cong1ORCID, Li Haokun1, You Hailong1, Deen M. Jamal2ORCID
Affiliation:
1. School of Microelectronics, Xidian University, Xi’an 710071, China 2. Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON L8S 4K1, Canada
Abstract
In this article, the effects of non-ideal cross-sectional shapes of stacked nanosheet FET (NSFET) and nanosheet FET with inter-bridge channel (TreeFET) are studied through calibrated 3D TCAD simulations. The impact of non-ideal cross-sectional shapes on the electrical characteristics due to insufficient/excessive etch processes are investigated in terms of inner spacer (IS), nanosheet (NS) channel, and inter-bridge (IB) channel. Simulation results show that the geometry and material of the IS have significant effects on the performance of the NSFET. Compared with the rectangular inner spacer (RIS), the low-k crescent inner spacer (CIS) enhances the gate control capability while the high-k CIS degrades the drain-induced barrier lowering (DIBL) and reduces the gate capacitance (Cgg). The tapered NS channel improves short-channel effects (SCEs), but sacrifices the driving current. For the TreeFET, considering the fin angle and concave arc, the IB channel can degrade the gate control capability, and SCEs degradation is severe compared to the ideal structure. Therefore, the non-ideal cross-sectional shapes have a significant impact on NSFET-based structure. This research provides development guidelines for process and structure optimization in advanced transistor technology nodes.
Funder
Xidian University and Beijing Microelectronics Technology Institute China National Key R&D Program 111 Project of China
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference35 articles.
1. Lee, K.S., and Park, J.Y. (2021). Inner Spacer Engineering to Improve Mechanical Stability in Channel-Release Process of Nanosheet FETs. Electronics, 10. 2. Loubet, N., Hook, T., Montanini, P., Yeung, C.W., Kanakasabapathy, S., Guillom, M., Yamashita, T., Zhang, J., Miao, X., and Wang, J. (2017, January 5–8). Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. Proceedings of the 2017 Symposium on VLSI Technology, Kyoto, Japan. 3. Vertically Stacked Nanosheets Tree-Type Reconfigurable Transistor with Improved ON-Current;Sun;IEEE Trans. Electron Devices,2022 4. Wang, D., Sun, X., Liu, T., Chen, K., Yang, J., Wu, C., Xu, M., and Zhang, W.D. (2023). Investigation of Source/Drain Recess Engineering and Its Impacts on FinFET and GAA Nanosheet FET at 5 nm Node. Electronics, 12. 5. Optimization of nanosheet number and width of multi-stacked nanosheet FETs for sub-7-nm node system on chip applications;Yoon;Jpn. J. Appl. Phys.,2019
|
|