Abstract
This paper presents the hardware implementation of a 3rd-order low-pass finite impulse response (FIR) filter based on time-mode signal processing circuits. The filter topology consists of a set of novel building blocks that perform the necessary functions in time-mode including z−1 operation, time addition and time multiplication. The proposed time-mode low-pass FIR filter was designed in a 28 nm Samsung fully-depleted silicon-on-insulator FD-SOI process under 1 V supply voltage with 5 MHz sampling frequency. Simulation results validate the theoretical analysis. The FIR filter achieves a signal-to-noise-plus-distortion ratio (SNDR) of 38.6 dB at the input frequency of 50 KHz consuming around 200 μW.
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A sampled-data feedforward programmable time-mode comb filter;AEU - International Journal of Electronics and Communications;2024-10
2. Electromagnetic telemetry signal denoising: An interference elimination via parameter estimation;Geoenergy Science and Engineering;2024-06
3. Moving Average Filter in Time-Mode Signal Processing;2024 Panhellenic Conference on Electronics & Telecommunications (PACET);2024-03-28
4. VLSI Architecture of Time-Mode Pulse Width Modulation First Order Low-Pass Filter;2023 Intelligent Computing and Control for Engineering and Business Systems (ICCEBS);2023-12-14
5. Digital to Pulse-Width Converter for Time-Mode PWM signal processing;2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST);2023-06-28