All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS-Reference-Cited by-同舟云学术

All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS

Published:2004-12 Issue:12 Volume:39 Page:2278-2291
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Staszewski R.B.,Muhammad K.,Leipold D.,Chih-Ming Hung ,Yo-Chuol Ho ,Wallberg J.L.,Fernando C.,Maggio K.,Staszewski R.,Jung T.,Jinseok Koh ,John S.,Irene Yuanying Deng ,Sarda V.,Moreira-Tamayo O.,Mayega V.,Katz R.,Friedman O.,Eliezer O.E.,de-Obaldia E.,Balsara P.T.

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/29863/01362836.pdf?arnumber=1362836

Cited by 325 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A comprehensive review: ultra-low power all-digital phase-locked loop RF transceivers for biomedical monitoring applications;Analog Integrated Circuits and Signal Processing;2024-05-13

2. Guest Editorial: Digital‐based and digital‐intensive analog integrated circuits and systems;Electronics Letters;2024-01

3. Fast Settling Phase-Locked Loops: A Comprehensive Survey of Applications and Techniques [Feature];IEEE Circuits and Systems Magazine;2024

4. A Fully Integrated QPSK/16-QAM $D$-Band CMOS Transceiver With Mixed-Signal Baseband Circuitry Realizing Digital Interfaces;IEEE Journal of Solid-State Circuits;2024

5. Simulink Modeling and Performance Verification of 2.4-GHz Fractional-N Reference Oversampling PLL with 20-MHz Loop Bandwidth;2023 IEEE 17th International Conference on Anti-counterfeiting, Security, and Identification (ASID);2023-12-01