Wafer‐Scale Demonstration of MBC‐FET and C‐FET Arrays Based on Two‐Dimensional Semiconductors-Reference-Cited by-同舟云学术

Wafer‐Scale Demonstration of MBC‐FET and C‐FET Arrays Based on Two‐Dimensional Semiconductors

Published:2022-04-18 Issue:20 Volume:18 Page:2107650
ISSN:1613-6810
Container-title:Small
language:en
Short-container-title:Small

Author:

Xia Yin¹,Zong Lingyi¹,Pan Yu²,Chen Xinyu¹,Zhou Lihui³,Song Yiwen²,Tong Ling¹,Guo Xiaojiao¹,Ma Jingyi¹,Gou Saifei¹,Xu Zihan⁴,Dai Sheng³,Zhang David Wei¹,Zhou Peng¹,Ye Yu²,Bao Wenzhong¹^ORCID

Affiliation:

1. State Key Laboratory of ASIC and System School of Microelectronics Fudan University Shanghai 200433 China

2. State Key Laboratory for Mesoscopic Physics and Frontiers Science Center for Nano‐Optoelectronics School of Physics Peking University Beijing 100871 China

3. Key Laboratory for Advanced Materials and Feringa Nobel Prize Scientist Joint Research Center Institute of Fine Chemicals School of Chemistry & Molecular Engineering East China University of Science and Technology Shanghai 200237 China

4. Shenzhen Six Carbon Technology Shenzhen 518055 China

Funder

National Basic Research Program of China

Science and Technology Commission of Shanghai Municipality

Publisher

Wiley

Subject

Biomaterials,Biotechnology,General Materials Science,General Chemistry

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1002/smll.202107650

Reference36 articles.

1. Fifty Years of Moore's Law

2. The end of CMOS scaling

3. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm

4. W. C.Jeong S.Maeda H. J.Lee K. W.Lee T. J.Lee D. W.Park B. S.Kim J. H.Do T.Fukai D. J.Kwon K. J.Nam W. J.Rim M. S.Jang H. T.Kim Y. W.Lee J. S.Park E. C.Lee D. W.Ha C. H.Park H. J.Cho S. M.Jung H. K.Kang presented at2018 IEEE Symp. on VLSI Technology (VLSIT) Honolulu HI USA June2018 p. 59.

5. Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate

Cited by 21 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Microscopic characterizations for 2D material-based advanced electronics;Micron;2024-12

2. Improvement of Contact Resistance and 3D Integration of 2D Material Field‐Effect Transistors Using Semi‐Metallic PtSe₂ Contacts;Advanced Functional Materials;2024-08-02

3. P/N-Type Conversion of 2D MoTe₂ Controlled by Top Gate Engineering for Logic Circuits;ACS Applied Materials & Interfaces;2024-07-08

4. Monolithic three-dimensional integration of complementary two-dimensional field-effect transistors;Nature Nanotechnology;2024-07

5. Van der Waals polarity-engineered 3D integration of 2D complementary logic;Nature;2024-05-29