Improvement of Contact Resistance and 3D Integration of 2D Material Field‐Effect Transistors Using Semi‐Metallic PtSe2 Contacts

Author:

Seo Jae Eun1,Gyeon Minseung2,Seok Jisoo1,Youn Sukhyeong1,Das Tanmoy3,Kwon Seongdae2,Kim Tae Soo2,Lee Dae Kyu4,Kwak Joon Young5,Kang Kibum2,Chang Jiwon16ORCID

Affiliation:

1. Department of System Semiconductor Engineering and Department of Materials Science and Engineering Yonsei University Seoul 03722 South Korea

2. Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology (KAIST) Daejeon 34141 South Korea

3. Faculty of Engineering Lincoln University College Petaling Jaya Selangor Darul Ehsan 47301 Malaysia

4. Center for Neuromorphic Engineering Korea Institute of Science and Technology (KIST) Seoul 02792 South Korea

5. Division of Electronic and Semiconductor Engineering Ewha Womans University Seoul 03760 South Korea

6. BK21 Graduate Program in Intelligent Semiconductor Technology Seoul South Korea

Abstract

AbstractIn this work, the potential of 2D semi‐metallic PtSe2 as source/drain (S/D) contacts for 2D material field‐effect‐transistors (FETs) through theoretical and experimental investigations, is explored. From the density functional theory (DFT) calculations, semi‐metallic PtSe2 can inject electrons and holes into MoS2 and WSe2, respectively, indicating the feasibility of PtSe2 contacts for both n‐ and p‐metal‐oxide‐semiconductor FETs (n‐/p‐MOSFETs). Indeed, experimentally fabricated flake‐level MoS2 n‐MOSFETs and WSe2 p‐MOSFETs exhibit a significant reduction in contact resistance with semi‐metallic PtSe2 contacts compared to conventional Ti/Au contacts. To demonstrate the applicability for large‐area electronics, MoS2 n‐MOSFETs are fabricated with semi‐metallic PtSe2 contacts using chemical vapor deposition‐grown MoS2 and PtSe2 films. These devices exhibit outstanding performance metrics, including high on‐state current (≈10−7 A/µm) and large on/off ratio (>107). Furthermore, by employing these high‐performance MoS2 n‐MOSFETs, vertically stacked n‐MOS inverters are successfully demonstrated, suggesting that 3D integration of 2D material FETs is possible using semi‐metallic PtSe2 contacts.

Publisher

Wiley

Reference82 articles.

1. CMOS scaling for high performance and low power-the next ten years

2. 2015 International Technology Roadmap for Semiconductors (ITRS 2015) https://www.semiconductors.org/resources/2015‐international‐technology‐roadmap‐for‐semiconductors‐itrs/(accessed: April 2024).

3. The era of hyper-scaling in electronics

4. Review of FinFET Devices and Perspective on Circuit Design Challenges

5. Challenges and Limitations of CMOS Scaling for FinFET and Beyond Architectures

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3