1. The International Technology Roadmap for Semiconductors (ITRS). Semiconductor Industry Association, 2004; http://public.itrs.net.
2. , , , , , , , , , . Strain Si NMOSFETs for high performance CMOS technology. In Symposium on VLSI Technology, Rihga Royal Hotel Kyoto, Kyoto, Japan, June 12–16, 2001; 59.
3. , , , , , , , , , , , , , , , , , , Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs. In Symposium on VLSI Technology, Hilton Hawaiian Village, Honolulu, USA, June 11–15, 2002; 12.
4. High hole mobility in Si0.17Ge0.83 channel metal–oxide–semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition
5. The challenges in achieving sub-100 nm MOSFETs. In Proceeding of Second Annual IEEE International Conference Innovative Systems in Silicon, Hyatt Regency Hotel Austin, Texas, USA, October 8–10, 1997; 52.