FPGA Implementation of Vedic Squarer for Communication Systems

Author:

Khan Angshuman1,Halder Sudip2,Saha Souvik1,Arya Rajeev1

Affiliation:

1. Department of Electronics & Communication Engineering, National Institute of Technology, Patna,India

2. Department of Electrical Engineering, University of Engineering & Management, Jaipur,India

Abstract

Background: The squarer or squaring circuit is extensively used in communication systems as a mathematical function with applications of frequency doublers, Finite Impulse Response (FIR) filters, peak amplitude detectors, digital processors and analog multipliers, etc. and especially for square law detection circuits. Objective: Vedic multipliers are popular mainly for their simplicity in the literature of digital multipliers. Methods: Recently, proposed 2-bit square calculator or self-multiplier already gained the attraction of the researchers. Results & Conclusion: In this paper, two bits squarer or self-multiplier or square calculator has been successfully coded using VHDL, verified in Xilinx tool and finally implemented in popular FPGA Spartan kit.

Publisher

Bentham Science Publishers Ltd.

Subject

Electrical and Electronic Engineering,Control and Optimization,Computer Networks and Communications,Computer Science Applications

Reference22 articles.

1. Aggarwal A.; Pandey B.; Dabbas S.; Agarwal A.; Saurabh S.; Stub series terminal logic-based low-power thermal-aware vedic multiplier design on 40-nm FPGA. Syst Architect Adv Intell Syst Comput 2018,732,107-113

2. Bajaj G.; Grover K.; Mehra A.; Rajput S.K.; Design of 2-bit vedic multiplier using PTL and CMOS logic 2018,1418-1490

3. Athira Menon MS; Renjith RJ; Implementation of 24 bit high speed floating point vedic multiplier Int Conf Netw Adv Computat Tech (NetACT) 2017,453-457

4. Basha D.K.; Prakash P.; Chaitanya D.M.; Manjusha K.A.; RCA - CSA adder based vedic multiplier. Int J Appli Engr Res 2017,12(18),7603-7613

5. Jais A.; Palsodkar P.; Design and implementation of 64 bit multiplier using vedic algorithm. International Conference on Communication and Signal Processing (ICCSP) 2016 IEEE 2016,0775-0779

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Design of energy efficient N-bit vedic multiplier for low power hardware architecture;International Journal of Electronics;2024-07-28

2. HSTL IO Standards Based Low Power Implementation of Elliptic Curve Cryptography (ECC) on FPGA;2024 IEEE 4th International Conference on Smart Information Systems and Technologies (SIST);2024-05-15

3. Area & power modeling for different tree topologies of parallel prefix adders;Engineering Research Express;2023-07-10

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3