Affiliation:
1. Columbia University, New York, NY
Abstract
We present a technique for implementing dataflow networks as compositional hardware circuits. We first define an abstract dataflow model with unbounded buffers that supports data-dependent blocks (mux, demux, and nondeterministic merge); we then show how to faithfully implement such networks with bounded buffers and handshaking.
Handshaking admits compositionality: our circuits can be connected with or without buffers, and combinational cycles arise only from a completely unbuffered cycle. While bounding buffer sizes can cause the system to deadlock prematurely, the system is guaranteed to produce the same, correct, data before then. Thus, unless the system deadlocks, inserting or removing buffers only affects its performance. We demonstrate how this enables design space to be explored.
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference43 articles.
1. ARM. 2010. AMBA 4 AXI4-Stream Protocol Specification Version 1.0. ARM. 2010. AMBA 4 AXI4-Stream Protocol Specification Version 1.0.
2. Nondeterministic data flow programs: How to avoid the merge anomaly
3. Implementing latency-insensitive dataflow blocks
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Compiler Discovered Dynamic Scheduling of Irregular Code in High-Level Synthesis;2023 33rd International Conference on Field-Programmable Logic and Applications (FPL);2023-09-04
2. ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2023-01-27
3. High-level Modeling and Verification Platform for Elastic Circuits with Process Variation Considerations;ACM Journal on Emerging Technologies in Computing Systems;2022-10-13
4. Synthesized In-BramGarbage Collection for Accelerators with Immutable Memory;2022 32nd International Conference on Field-Programmable Logic and Applications (FPL);2022-08
5. Accelerator Design with High-Level Synthesis;Handbook of Computer Architecture;2022