High-level Modeling and Verification Platform for Elastic Circuits with Process Variation Considerations

Author:

Zaeemi Meysam1ORCID,Mohammadi Siamak2ORCID

Affiliation:

1. School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran

2. School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran, and School of Computer Science, Institute of Fundamental Sciences (IPM), Tehran, Iran

Abstract

In addition to the advantages of asynchronous circuits, compatibility with synchronous EDA tools is another strength point of synchronous elastic circuits. Synchronous elastic circuits face some challenges, such as process variations that can compromise its performance and functionality, and the multitude of available implementations based on elastic elements’ combinations, meaning that choosing the best combination could not be simple. In this paper, a novel method is introduced to model and verify synchronous elastic circuits in the presence of variations. The model is based on xMAS, which is a new formal modeling paradigm to synthesize, test, and verify circuits and networks. In this method, various elastic elements are modeled and available in the form of a library in xMAS, so the designer can build complicated elastic circuits by combining different elastic elements. Additionally, by translating a high-level xMAS model into a SAN statistical model and using its capabilities, elements’ internal delays will be embedded, which makes the high-level modeling and elastic circuits’ high-resolution time analysis available. Based on the obtained results, elastic circuits are highly capable of tolerating variations. However, this phenomenon could lead to a maximum of 2.35% error in synchronization control units and data in these circuits.

Funder

Institute for Research in Fundamental Sciences

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference40 articles.

1. Elastic Buffer Flow Control for On-Chip Networks

2. ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture

3. Compositional Dataflow Circuits

4. J. You, Y. Xu, H. Han, and K. S. Stevens. 2008. Performance evaluation of elastic GALS interfaces and network fabric. Electronic Notes in Theoretical Computer Science 200 (2008), 17–32.

5. Automatic Clock: A Promising Approach toward GALSification

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3