Affiliation:
1. California Institute of Technology, Pasadena, CA
Abstract
Chemists can now construct wires which are just a few atoms in diameter; these wires can be selectively field-effect gated, and wire crossings can act as diodes with programmable resistance. These new capabilities present both opportunities and challenges for constructing nanoscale computing systems. The tiny feature sizes offer a path to economically scale down to atomic dimensions. However, the associated bottom-up synthesis techniques only produce highly regular structures and come with high defect rates and minimal control during assembly. To exploit these technologies, we develop nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices. Using 10nm pitch nanowires, these nanowire-based programmable architectures offer one to two orders of magnitude greater mapped-logic density than defect-free lithographic FPGAs at 22nm.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference68 articles.
1. Fabrication of 5 nm linewidth and 14 nm pitch features by nanoimprint lithography;Austin M. D.;Applied Physics Letters,2004
2. Betz V. 1999. VPR and T-VPack: Versatile packing placement and routing for FPGAs. Version 4.3. Available at http://www.eecg.toronto.edu/vaughn/vpr/vpr.html. Betz V. 1999. VPR and T-VPack: Versatile packing placement and routing for FPGAs. Version 4.3. Available at http://www.eecg.toronto.edu/vaughn/vpr/vpr.html.
3. Betz V. and Rose J. 1999b. FPGA place-and-route challenge. Available at http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html. Betz V. and Rose J. 1999b. FPGA place-and-route challenge. Available at http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html.
Cited by
78 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. READ-based In-Memory Computing using Sentential Decision Diagrams;2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22
2. STREAM: Toward READ-Based In-Memory Computing for Streaming-Based Processing for Data-Intensive Applications;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11
3. Hybrid Digital-Digital In-Memory Computing;2022 Design, Automation & Test in Europe Conference & Exhibition (DATE);2022-03-14
4. STREAM: Towards READ-based In-Memory Computing for Streaming based Data Processing;2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC);2022-01-17
5. Defect-Tolerant Mapping of CMOL Circuit Targeting Delay Optimization;Journal of Computer Science and Technology;2021-09-30