Make the Most out of Last Level Cache in Intel Processors-Reference-Cited by-同舟云学术

Make the Most out of Last Level Cache in Intel Processors

Author:

Farshin Alireza¹,Roozbeh Amir²,Maguire Gerald Q.¹,Kostić Dejan¹

Affiliation:

1. KTH Royal Institute of Technology

2. KTH Royal Institute of Technology, Ericsson Research

Funder

H2020 European Research Council

Stiftelsen för Strategisk Forskning

Knut och Alice Wallenbergs Stiftelse

Publisher

ACM

Link

Reference86 articles.

1. Systematic Reverse Engineering of Cache Slice Selection in Intel Processors;Apecechea Gorka Irazoqui;IACR Cryptology ePrint Archive,2015

Cited by 53 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. POSTER: Bring I-Cache to Light in Data Plane Applications;Proceedings of the ACM SIGCOMM 2024 Conference: Posters and Demos;2024-08-04

3. Global-State Aware Automatic NUMA Balancing;Proceedings of the 15th Asia-Pacific Symposium on Internetware;2024-07-24

4. Intel Accelerators Ecosystem: An SoC-Oriented Perspective : Industry Product;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29

5. NUCAlloc: Fine-Grained Block Placement in Hashed Last-Level NUCA Caches;Proceedings of the 38th ACM International Conference on Supercomputing;2024-05-30