Author:
Bartolini Sandro,Foglia Pierfrancesco,Prete Cosimo Antonio
Subject
Computer Networks and Communications,Hardware and Architecture,Software
Reference76 articles.
1. K. Olukotun, B.A. Nayfeh, et al. The case for a single-chip Multiprocessor, in: Proc. of the 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA, USA, Oct. 1996, pp. 241–251.
2. R. Sivaramakrishnan, S. Jairath, Next Generation SPARC Processor Cache Hierarchy, Hot Chips, 26, 2014.
3. A. Jaleel, J. Nuzman, A. Moga, S.C. Steely, J. Emer, High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches, in: 2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA, Burlingame, CA, 2015, pp. 343–353.
4. “Find the Right Intel® Xeon® Processor-Based Server to Match Your Workload”, Solution Brief Available at http://www.intel.com/content/dam/www/public/us/en/documents/solution-briefs/find-the-right-xeon-processor.pdf.
5. C. Kim, D. Burger, S.W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, in: Proc. of the 10th Int.Conf. on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, USA, Oct. 2002, pp. 211–222.
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献