1. Integrated CPU and l2 cache voltage scaling using machine learning
2. Ravichandra Addanki, Shaileshh Bojja Venkatakrishnan, Shreyan Gupta, Hongzi Mao, and Mohammad Alizadeh. 2018. Placeto: Efficient progressive device placement optimization. In Proceedings of the NIPS Machine Learning for Systems Workshop.
3. Nitish Agarwal, Tulsi Jain, and Mohamed Zahran. 2019. Performance prediction for multi-threaded applications. In Proceedings of the International Workshop on AI-assisted Design for Architecture (AIDArc), Held in Conjunction with ISCA.
4. Reinforcement learning and adaptive sampling for optimized DNN compilation;Ahn Byung Hoon;Arxiv Preprint arXiv:1905.12799,2019
5. Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning