Spatz-Reference-Cited by-同舟云学术

Spatz

Published:2022-10-30 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design
language:
Short-container-title:

Author:

Cavalcante Matheus¹,Wüthrich Domenic¹,Perotti Matteo¹,Riedel Samuel¹,Benini Luca²

Affiliation:

1. ETH Zürich, Zürich, Switzerland

2. ETH Zürich, Zürich, Switzerland and Università di Bologna, Bologna, Italy

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3508352.3549367

Reference26 articles.

1. I. Al Assir , M. El Iskandarani , H. Al Sandid , and M. Saghir . 2021 . Arrow: A RISC-V Vector Accelerator for Machine Learning Inference. arXiv:2107.07169 I. Al Assir, M. El Iskandarani, H. Al Sandid, and M. Saghir. 2021. Arrow: A RISC-V Vector Accelerator for Machine Learning Inference. arXiv:2107.07169

2. Arm Corp. 2019. Introduction to Armv8.1-M architecture . Arm Corp., Cambridge, UK. Revision r1p1. Arm Corp. 2019. Introduction to Armv8.1-M architecture. Arm Corp., Cambridge, UK. Revision r1p1.

3. Arm Corp. 2020. Arm Cortex-M55 Processor Datasheet . Arm Corp., Cambridge, UK. https://developer.arm.com/documentation/102833/0100/?lang=en Arm Corp. 2020. Arm Cortex-M55 Processor Datasheet. Arm Corp., Cambridge, UK. https://developer.arm.com/documentation/102833/0100/?lang=en

4. Can programming be liberated from the von Neumann style?

5. MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Ara2: Exploring Single- and Multi-Core Vector Processing With an Efficient RVV 1.0 Compliant Open-Source Processor;IEEE Transactions on Computers;2024-07

2. R-Blocks: an Energy-Efficient, Flexible, and Programmable CGRA;ACM Transactions on Reconfigurable Technology and Systems;2024-05-10

3. muRISCV-NN: Challenging Zve32x Autovectorization with TinyML Inference Library for RISC-V Vector Extension;Proceedings of the 21st ACM International Conference on Computing Frontiers: Workshops and Special Sessions;2024-05-07

4. MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

5. Resource-efficient RISC-V Vector Extension Architecture for FPGA-based Accelerators;Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies;2023-06-14