3D-Xpath-Reference-Cited by-同舟云学术

3D-Xpath

Published:2018-11 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques
language:
Short-container-title:

Author:

Lee Sukhan¹,Lee Kiwon²,Sung Minchul¹,Alian Mohammad³,Kim Chankyung²,Cho Wooyeong²,Oh Reum²,O Seongil²,Ahn Jung Ho¹,Kim Nam Sung³

Affiliation:

1. Seoul National University

2. Samsung Electronics

3. UIUC

Funder

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3243176.3243191

Reference67 articles.

1. 2016. SK Hynix to Push its DRAM Technology as Next Global Standards. http://www.ipnomics.net/?p=15826 2016. SK Hynix to Push its DRAM Technology as Next Global Standards. http://www.ipnomics.net/?p=15826

2. 2017. iPerf - The ultimate speed test tool for TCP UDP and SCTP. https://iperf.fr/ 2017. iPerf - The ultimate speed test tool for TCP UDP and SCTP. https://iperf.fr/

3. 2018. Apache http server project. https://httpd.apache.org/ 2018. Apache http server project. https://httpd.apache.org/

4. 2018. memcached - a distributed memory object caching system. https://memcached.org/ 2018. memcached - a distributed memory object caching system. https://memcached.org/

5. 2018. MySQL: The world's most popular open source database. https://httpd.apache.org/ 2018. MySQL: The world's most popular open source database. https://httpd.apache.org/

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. TAROT: A CXL SmartNIC-Based Defense Against Multi-bit Errors by Row-Hammer Attacks;Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3;2024-04-27

2. Bandwidth-Effective DRAM Cache for GPU s with Storage-Class Memory;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

3. Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28

4. T-CAT: Dynamic Cache Allocation for Tiered Memory Systems With Memory Interleaving;IEEE Computer Architecture Letters;2023-07

5. SHADOW: Preventing Row Hammer in DRAM with Intra-Subarray Row Shuffling;2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2023-02