Filtered runahead execution with a runahead buffer-Reference-Cited by-同舟云学术

Filtered runahead execution with a runahead buffer

Published:2015-12-05 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 48th International Symposium on Microarchitecture
language:
Short-container-title:

Author:

Hashemi Milad¹,Patt Yale N.¹

Affiliation:

1. The University of Texas at Austin

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2830772.2830812

Reference38 articles.

1. "NVIDIA Tegra 4 Family CPU Architecture " http://www.nvidia.com/docs/IO/116757/NVIDIA_Quad_a15_whitepaper_FINALv2.pdf 2013 {Online; Page 13; Accessed 8-May-2015}. "NVIDIA Tegra 4 Family CPU Architecture " http://www.nvidia.com/docs/IO/116757/NVIDIA_Quad_a15_whitepaper_FINALv2.pdf 2013 {Online; Page 13; Accessed 8-May-2015}.

2. "Intel 64 and IA-32 Architectures Optimization Reference Manual " http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf 2014 {Online; Page 54; Accessed 4-May-2015}. "Intel 64 and IA-32 Architectures Optimization Reference Manual " http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf 2014 {Online; Page 54; Accessed 4-May-2015}.

3. J. A. Brown H. Wang G. Chrysos P. H. Wang and J. P. Shen "Speculative precomputation on chip multiprocessors " in In Proceedings of the 6th Workshop on Multithreaded Execution Architecture and Compilation 2001. J. A. Brown H. Wang G. Chrysos P. H. Wang and J. P. Shen "Speculative precomputation on chip multiprocessors " in In Proceedings of the 6th Workshop on Multithreaded Execution Architecture and Compilation 2001.

4. J. D. Collins D. M. Tullsen H. Wang and J. P. Shen "Dynamic speculative precomputation " in MICRO-34 2001. J. D. Collins D. M. Tullsen H. Wang and J. P. Shen "Dynamic speculative precomputation " in MICRO-34 2001.

Cited by 21 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Tyche: An Efficient and General Prefetcher for Indirect Memory Accesses;ACM Transactions on Architecture and Code Optimization;2024-01-22

2. Decoupled Vector Runahead;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28

3. Processor power forecasting through model sample analysis and clustering;CCF Transactions on High Performance Computing;2023-06-12

4. Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction;2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO);2022-10

5. Reliability-Aware Runahead;2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2022-04