1. "NVIDIA Tegra 4 Family CPU Architecture " http://www.nvidia.com/docs/IO/116757/NVIDIA_Quad_a15_whitepaper_FINALv2.pdf 2013 {Online; Page 13; Accessed 8-May-2015}. "NVIDIA Tegra 4 Family CPU Architecture " http://www.nvidia.com/docs/IO/116757/NVIDIA_Quad_a15_whitepaper_FINALv2.pdf 2013 {Online; Page 13; Accessed 8-May-2015}.
2. "Intel 64 and IA-32 Architectures Optimization Reference Manual " http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf 2014 {Online; Page 54; Accessed 4-May-2015}. "Intel 64 and IA-32 Architectures Optimization Reference Manual " http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf 2014 {Online; Page 54; Accessed 4-May-2015}.
3. J. A. Brown H. Wang G. Chrysos P. H. Wang and J. P. Shen "Speculative precomputation on chip multiprocessors " in In Proceedings of the 6th Workshop on Multithreaded Execution Architecture and Compilation 2001. J. A. Brown H. Wang G. Chrysos P. H. Wang and J. P. Shen "Speculative precomputation on chip multiprocessors " in In Proceedings of the 6th Workshop on Multithreaded Execution Architecture and Compilation 2001.
4. J. D. Collins D. M. Tullsen H. Wang and J. P. Shen "Dynamic speculative precomputation " in MICRO-34 2001. J. D. Collins D. M. Tullsen H. Wang and J. P. Shen "Dynamic speculative precomputation " in MICRO-34 2001.