LMC-Reference-Cited by-同舟云学术

LMC

Published:2016-02-21 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
language:
Short-container-title:

Author:

Yang Hsin-Jung¹,Fleming Kermin²,Adler Michael²,Winterstein Felix³,Emer Joel¹

Affiliation:

1. Massachusetts Institute of Technology, Cambridge, MA, USA

2. Intel Corporation, Hudson, MA, USA

3. Imperial College London, London, United Kingdom

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2847263.2847283

Reference29 articles.

1. Achronix semiconductor corp. http://www.achronix.com/. Achronix semiconductor corp. http://www.achronix.com/.

2. Nallatech 510t FPGA accelerator. http://www.nallatech.com/nallatech-510t-fpga-datacenter-acceleration/. Nallatech 510t FPGA accelerator. http://www.nallatech.com/nallatech-510t-fpga-datacenter-acceleration/.

3. Vivado high-level synthesis. http://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html. Vivado high-level synthesis. http://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html.

4. Leap scratchpads

5. A. Canis J. Choi M. Aldham V. Zhang A. Kammoona T. Czajkowski S. D. Brown and J. H. Anderson. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Transactions on Embedded Computing Systems (TECS) 13(2):24 2013. 10.1145/2514740 A. Canis J. Choi M. Aldham V. Zhang A. Kammoona T. Czajkowski S. D. Brown and J. H. Anderson. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Transactions on Embedded Computing Systems (TECS) 13(2):24 2013. 10.1145/2514740

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs;ACM Transactions on Reconfigurable Technology and Systems;2022-06-30

2. Design Framework for FPGA-based Hardware Accelerators with Heterogeneous Interconnect;2019 6th NAFOSTED Conference on Information and Computer Science (NICS);2019-12

3. DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses;2019 29th International Conference on Field Programmable Logic and Applications (FPL);2019-09

4. Automatic Construction of Program-Optimized FPGA Memory Networks;Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays;2017-02-22

5. Introduction;Separation Logic for High-level Synthesis;2017