Affiliation:
1. University of Toronto, ON, Canada
2. Altera Corporation, ON, Canada
Abstract
It is generally accepted that a custom hardware implementation of a set of computations will provide superior speed and energy efficiency relative to a software implementation. However, the cost and difficulty of hardware design is often prohibitive, and consequently, a software approach is used for most applications. In this article, we introduce a new high-level synthesis tool called
LegUp
that allows software techniques to be used for hardware design. LegUp accepts a standard C program as input and automatically compiles the program to a hybrid architecture containing an FPGA-based MIPS soft processor and custom hardware accelerators that communicate through a standard bus interface. In the hybrid processor/accelerator architecture, program segments that are unsuitable for hardware implementation can execute in software on the processor. LegUp can synthesize most of the C language to hardware, including fixed-sized multidimensional arrays, structs, global variables, and pointer arithmetic. Results show that the tool produces hardware solutions of comparable quality to a commercial high-level synthesis tool. We also give results demonstrating the ability of the tool to explore the hardware/software codesign space by varying the amount of a program that runs in software versus hardware. LegUp, along with a set of benchmark C programs, is open source and freely downloadable, providing a powerful platform that can be leveraged for new research on a wide range of high-level synthesis topics.
Funder
Natural Sciences and Engineering Research Council of Canada
Natural Sciences and Engineering Research Council (NSERC) of Canada and Altera Corporation
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference44 articles.
1. Low-cost hardware profiling of run-time and energy in FPGA embedded processors
2. Altera Corp. 2009. Nios II C2H Compiler User Guide. Altera Corp. San Jose CA. Altera Corp. 2009. Nios II C2H Compiler User Guide. Altera Corp. San Jose CA.
3. Altera Corp. 2010. Avalon interface specification. Altera Corp. San Jose CA. Altera Corp. 2010. Avalon interface specification. Altera Corp. San Jose CA.
4. Altera Corp. 2011. Stratix IV FPGA family data sheet. Altera Corp. San Jose CA. Altera Corp. 2011. Stratix IV FPGA family data sheet. Altera Corp. San Jose CA.
5. AutoESL. 2011. AutoESL Design Technologies Inc. http://www.autoesl.com. AutoESL. 2011. AutoESL Design Technologies Inc. http://www.autoesl.com.
Cited by
191 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Expanding hardware accelerator system design space exploration with gem5-SALAMv2;Journal of Systems Architecture;2024-09
2. PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs;ACM Transactions on Reconfigurable Technology and Systems;2024-08-05
3. Wavefront Threading Enables Effective High-Level Synthesis;Proceedings of the ACM on Programming Languages;2024-06-20
4. BraggHLS: High-Level Synthesis for Low-Latency Deep Neural Networks for Experimental Science;14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART'24));2024-06-19
5. A Convolutional Neural Network Accelerator with High-level Synthesis;2024 IEEE 4th International Conference on Electronic Technology, Communication and Information (ICETCI);2024-05-24