1. A. Canis : high-level synthesis for fpga-based processor/accelerator systems . In ACM/SIGDA Symposium on FPGA , pages 33 -- 36 , 2011 . A. Canis et al. Legup: high-level synthesis for fpga-based processor/accelerator systems. In ACM/SIGDA Symposium on FPGA, pages 33--36, 2011.
2. A. Morawiec High-Level Synthesis: From Algorithm to Digital Circuit . Springer Netherlands , 2008 . A. Morawiec et al. High-Level Synthesis: From Algorithm to Digital Circuit. Springer Netherlands, 2008.
3. TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling With Optimal Loop Unrolling Factor During High Level Synthesis
4. TaintHLS: High-Level Synthesis for Dynamic Information Flow Tracking
5. Introduction to high-level synthesis