Design automation for adiabatic circuits-Reference-Cited by-同舟云学术

Design automation for adiabatic circuits

Published:2019-01-21 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 24th Asia and South Pacific Design Automation Conference
language:
Short-container-title:

Author:

Zulehner Alwin¹,Frank Michael P.²,Wille Robert¹

Affiliation:

1. Johannes Kepler University Linz, Austria

2. Sandia National Laboratories

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3287624.3287673

Reference19 articles.

1. Semiconductor Industry Association 2.0. 2015. International Technology Road-map for Semiconductors. https://www.semiconductors.org/main/2015_international_technology_roadmap_for_semiconductors_itrs. Accessed: 2017-09-15. Semiconductor Industry Association 2.0. 2015. International Technology Road-map for Semiconductors. https://www.semiconductors.org/main/2015_international_technology_roadmap_for_semiconductors_itrs. Accessed: 2017-09-15.

2. Venkiteswaran Anantharam Maojiao He Krishna Natarajan Huikai Xie and Michael P Frank. 2004. Driving Fully-Adiabatic Logic Circuits Using Custom High-Q MEMS Resonators.. In ESA/VLSI. 5--11. Venkiteswaran Anantharam Maojiao He Krishna Natarajan Huikai Xie and Michael P Frank. 2004. Driving Fully-Adiabatic Logic Circuits Using Custom High-Q MEMS Resonators.. In ESA/VLSI. 5--11.

3. Robert K. Brayton and Alan Mishchenko. 2010. ABC: An Academic Industrial-Strength Verification Tool. In Computer Aided Verification. 24--40. 10.1007/978-3-642-14295-6_5 Robert K. Brayton and Alan Mishchenko. 2010. ABC: An Academic Industrial-Strength Verification Tool. In Computer Aided Verification. 24--40. 10.1007/978-3-642-14295-6_5

4. F. Brglez D. Bryan and K. Kozminski. 1989. Combinational Profiles of Sequential Benchmark Circuits. In Int'l Symp. Circ. and Systems. 1929--1934. F. Brglez D. Bryan and K. Kozminski. 1989. Combinational Profiles of Sequential Benchmark Circuits. In Int'l Symp. Circ. and Systems. 1929--1934.

5. Michael P. Frank. 2003. Common Mistakes in Adiabatic Logic Design and How to Avoid Them. In Int'l Conf. on Embedded Systems and Applications. 216--222. Michael P. Frank. 2003. Common Mistakes in Adiabatic Logic Design and How to Avoid Them. In Int'l Conf. on Embedded Systems and Applications. 216--222.

Cited by 11 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Exploiting Reversible Computing for Verification;Proceedings of the 28th Asia and South Pacific Design Automation Conference;2023-01-16

2. SyReC Synthesizer: An MQT tool for synthesis of reversible circuits;Software Impacts;2022-12

3. Hardware Minimization of Two-Level Adiabatic Logic Based on Weighted Maximum Stable Set Problem;2022 IEEE 40th International Conference on Computer Design (ICCD);2022-10

4. Principles of low dissipation computing from a stochastic circuit model;Physical Review Research;2021-08-20

5. Quantum Foundations of Classical Reversible Computing;Entropy;2021-06-01