DONGLE: Direct FPGA-Orchestrated NVMe Storage for HLS-Reference-Cited by-同舟云学术

DONGLE: Direct FPGA-Orchestrated NVMe Storage for HLS

Published:2023-02-12 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays
language:
Short-container-title:

Author:

Wong Linus Y.¹^ORCID,Zhang Jialiang¹,Li Jing (Jane)¹^ORCID

Affiliation:

1. University of Pennsylvania, Philadelphia, PA, USA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3543622.3573185

Reference33 articles.

1. J. Zhang and J. Li , " Degree-aware hybrid graph traversal on FPGA-HMC platform," in Proceedings of the 2018 ACM/SIGDA International Symposium on Field- Programmable Gate Arrays , FPGA '18 , (New York, NY, USA) , p. 229 -- 238 , Association for Computing Machinery, 2018. J. Zhang and J. Li, "Degree-aware hybrid graph traversal on FPGA-HMC platform," in Proceedings of the 2018 ACM/SIGDA International Symposium on Field- Programmable Gate Arrays, FPGA '18, (New York, NY, USA), p. 229--238, Association for Computing Machinery, 2018.

2. X. Chen , H. Tan , Y. Chen , B. He , W.-F. Wong , and D. Chen , " ThunderGP: HLSbased graph processing framework on FPGAs," in The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays , FPGA '21 , (New York, NY, USA) , p. 69 -- 80 , Association for Computing Machinery, 2021. X. Chen, H. Tan, Y. Chen, B. He, W.-F. Wong, and D. Chen, "ThunderGP: HLSbased graph processing framework on FPGAs," in The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '21, (New York, NY, USA), p. 69--80, Association for Computing Machinery, 2021.

3. Y. Hu , Y. Du , E. Ustun , and Z. Zhang , " GraphLily: Accelerating graph linear algebra on HBM-equipped FPGAs," in 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD) , pp. 1 -- 9 , 2021 . Y. Hu, Y. Du, E. Ustun, and Z. Zhang, "GraphLily: Accelerating graph linear algebra on HBM-equipped FPGAs," in 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), pp. 1--9, 2021.

4. J. Li , Y. Chi , and J. Cong , " HeteroHalide: From image processing DSL to efficient FPGA acceleration," in Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays , FPGA '20 , (New York, NY, USA) , p. 51 -- 57 , Association for Computing Machinery, 2020. J. Li, Y. Chi, and J. Cong, "HeteroHalide: From image processing DSL to efficient FPGA acceleration," in Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '20, (New York, NY, USA), p. 51--57, Association for Computing Machinery, 2020.

5. D. Conficconi , E. D'Arnese , E. Del Sozzo , D. Sciuto , and M. D. Santambrogio , " A framework for customizable FPGA-based image registration accelerators," in The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays , FPGA '21 , (New York, NY, USA) , p. 251 -- 261 , Association for Computing Machinery, 2021. D. Conficconi, E. D'Arnese, E. Del Sozzo, D. Sciuto, and M. D. Santambrogio, "A framework for customizable FPGA-based image registration accelerators," in The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '21, (New York, NY, USA), p. 251--261, Association for Computing Machinery, 2021.