Affiliation:
1. UC Santa Barbara
2. UC San Diego
3. Naval Postgraduate School
Abstract
As multicore processors find increasing adoption in domains such as aerospace and medical devices where failures have the potential to be catastrophic, strong performance isolation and security become first-class design constraints. When cores are used to run separate pieces of the system, strong time and space partitioning can help provide such guarantees. However, as the number of partitions or the asymmetry in partition bandwidth allocations grows, the additional latency incurred by time multiplexing the network can significantly impact performance.
In this paper, we introduce SurfNoC, an on-chip network that significantly reduces the latency incurred by temporal partitioning. By carefully scheduling the network into waves that flow across the interconnect, data from different domains carried by these waves are strictly non-interfering while avoiding the significant overheads associated with cycle-by-cycle time multiplexing. We describe the scheduling policy and router microarchitecture changes required, and evaluate the information-flow security of a synthesizable implementation through gate-level information flow analysis. When comparing our approach for varying numbers of domains and network sizes, we find that in many cases SurfNoC can reduce the latency overhead of implementing cycle-level non-interference by up to 85%.
Publisher
Association for Computing Machinery (ACM)
Reference37 articles.
1. NASA'S Mars rover Curiosity powered by Wind River. http://www.windriver.com/announces/curiosity/Wind-River_NASA_0812.pdf. NASA'S Mars rover Curiosity powered by Wind River. http://www.windriver.com/announces/curiosity/Wind-River_NASA_0812.pdf.
2. Yet another MicroArchitectural Attack:
3. Predicting Secret Keys Via Branch Prediction
4. On the power of simple branch prediction analysis
Cited by
29 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献