1. [n. d.]. AMD Ryzen. https://www.amd.com/en/products/cpu/amd-epyc-7742. https://www.amd.com/en/processors/ryzen [n. d.]. AMD Ryzen. https://www.amd.com/en/products/cpu/amd-epyc-7742. https://www.amd.com/en/processors/ryzen
2. [n. d.]. Ampere Altra Review. https://www.anandtech.com/show/16315/the-ampere-altra-review/3. https://www.anandtech.com/show/16315/the-ampere-altra-review/3 [n. d.]. Ampere Altra Review. https://www.anandtech.com/show/16315/the-ampere-altra-review/3. https://www.anandtech.com/show/16315/the-ampere-altra-review/3
3. [n. d.]. Intel Xeon PHi. https://ark.intel.com/content/www/us/en/ark/products/series/75557/intel-xeon-phi-processors.html. https://ark.intel.com/content/www/us/en/ark/products/series/75557/intel-xeon-phi-processors.html [n. d.]. Intel Xeon PHi. https://ark.intel.com/content/www/us/en/ark/products/series/75557/intel-xeon-phi-processors.html. https://ark.intel.com/content/www/us/en/ark/products/series/75557/intel-xeon-phi-processors.html
4. A Survey on Cryptography Algorithms
5. Onur Acıiçmez and Werner Schindler . 2008 . A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL. In Cryptographers’ Track at the RSA Conference. Springer, 256–273 . Onur Acıiçmez and Werner Schindler. 2008. A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL. In Cryptographers’ Track at the RSA Conference. Springer, 256–273.