Affiliation:
1. University of Pennsylvania, Philadelphia, PA, USA
2. University of Wisconsin—Madison, Madison, WI, USA
Abstract
Emerging three-dimensional (3D) memory technologies, such as the Hybrid Memory Cube (HMC) and High Bandwidth Memory (HBM), provide high-bandwidth and massive memory-level parallelism. With the growing heterogeneity and complexity of computer systems (CPU cores and accelerators, etc.), efficiently integrating emerging memories into existing systems poses new challenges and requires detailed evaluation in a realistic computing environment. In this article, we propose MEG, an open source, configurable, cycle-exact, and RISC-V-based full-system emulation infrastructure using FPGA and HBM. MEG provides a highly modular hardware design and includes a bootable Linux image for a realistic software flow, so that users can perform cross-layer software-hardware co-optimization in a full-system environment. To improve the observability and debuggability of the system, MEG also provides a flexible performance monitoring scheme to guide the performance optimization. The proposed MEG infrastructure can potentially benefit broad communities across computer architecture, system software, and application software. Leveraging MEG, we present two cross-layer system optimizations as illustrative cases to demonstrate the usability of MEG. In the first case study, we present a reconfigurable memory controller to improve the address mapping of standard memory controller. This reconfigurable memory controller along with its OS support allows us to optimize the address mapping scheme to fully exploit the massive parallelism provided by the emerging three-dimensional (3D) memories. In the second case study, we present a lightweight IOMMU design to tackle the unique challenges brought by 3D memory in providing virtual memory support for near-memory accelerators. We provide a prototype implementation of MEG on a Xilinx VU37P FPGA and demonstrate its capability, fidelity, and flexibility on real-world benchmark applications. We hope MEG fills a gap in the space of publicly available FPGA-based full-system emulation infrastructures, specifically targeting memory systems, and inspires further collaborative software/hardware innovations.
Funder
Semiconductor Research Corporation
Publisher
Association for Computing Machinery (ACM)
Cited by
15 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. FALCON: An FPGA Emulation Platform for Domain-Specific SoCs (DSSoCs);IEEE Design & Test;2024-02
2. DRAM Bender: An Extensible and Versatile FPGA-Based Infrastructure to Easily Test State-of-the-Art DRAM Chips;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-12
3. Architecture-Aware Currying;2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT);2023-10-21
4. RISC-V-Based Evaluation and Strategy Exploration of MRAM Triple-Level Hybrid Cache Systems;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-07
5. A survey on processing-in-memory techniques: Advances and challenges;Memories - Materials, Devices, Circuits and Systems;2023-07