Affiliation:
1. Seoul National University
2. Oracle Labs
3. Carnegie Mellon University
Abstract
The explosion of digital data and the ever-growing need for fast data analysis have made in-memory big-data processing in computer systems increasingly important. In particular, large-scale graph processing is gaining attention due to its broad applicability from social science to machine learning. However, scalable hardware design that can efficiently process large graphs in main memory is still an open problem. Ideally, cost-effective and scalable graph processing systems can be realized by building a system whose performance increases proportionally with the sizes of graphs that can be stored in the system, which is extremely challenging in conventional systems due to severe memory bandwidth limitations.
In this work, we argue that the conventional concept of processing-in-memory (PIM) can be a viable solution to achieve such an objective. The key modern enabler for PIM is the recent advancement of the 3D integration technology that facilitates stacking logic and memory dies in a single package, which was not available when the PIM concept was originally examined. In order to take advantage of such a new technology to enable memory-capacity-proportional performance, we design a programmable PIM accelerator for large-scale graph processing called Tesseract. Tesseract is composed of (1) a new hardware architecture that fully utilizes the available memory bandwidth, (2) an efficient method of communication between different memory partitions, and (3) a programming interface that reflects and exploits the unique hardware design. It also includes two hardware prefetchers specialized for memory access patterns of graph processing, which operate based on the hints provided by our programming model. Our comprehensive evaluations using five state-of-the-art graph processing workloads with large real-world graphs show that the proposed architecture improves average system performance by a factor of ten and achieves 87% average energy reduction over conventional systems.
Funder
National Science Foundation
National Research Foundation of Korea
Ministry of Knowledge Economy
Publisher
Association for Computing Machinery (ACM)
Reference63 articles.
1. ARM Cortex-A5 Processor. Available: http://www.arm.com/products/processors/cortex-a/cortex-a5.php ARM Cortex-A5 Processor. Available: http://www.arm.com/products/processors/cortex-a/cortex-a5.php
2. Near-Data Processing: Insights from a MICRO-46 Workshop
3. Efficient virtual memory for big memory servers
4. Implementing remote procedure calls
Cited by
67 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Kernel Shape Control for Row-Efficient Convolution on Processing-In-Memory Arrays;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28
2. OpenFAM: Programming disaggregated memory;Concurrency and Computation: Practice and Experience;2023-09-13
3. GraphScale: Scalable Processing on FPGAs for HBM and Large Graphs;ACM Transactions on Reconfigurable Technology and Systems;2023-09-13
4. Analogue Artificial Synaptic Performance of Self‐Rectifying Resistive Switching Device;Advanced Electronic Materials;2023-06-21
5. CommonGraph: Graph Analytics on Evolving Data;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2023-01-27