Exploring the Performance Limits of Out-of-order Commit-Reference-Cited by-同舟云学术

Exploring the Performance Limits of Out-of-order Commit

Published:2017-05-15 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the Computing Frontiers Conference
language:
Short-container-title:

Author:

Alipour Mehdi¹,Carlson Trevor E.¹,Kaxiras Stefanos¹

Affiliation:

1. Uppsala University, Department of Information Technology, Uppsala, Sweden

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3075564.3075581

Reference16 articles.

1. F. Afram H. Zeng and K. Ghose. 2013. A Group-commit Mechanism for ROB-based Processors Implementing the x86 ISA. In HPCA. 47--58. 10.1109/HPCA.2013.6522306 F. Afram H. Zeng and K. Ghose. 2013. A Group-commit Mechanism for ROB-based Processors Implementing the x86 ISA. In HPCA. 47--58. 10.1109/HPCA.2013.6522306

2. R. Badalone. 2015. DRAM's Surprising Role in the Cost of Data Centers. http://www.datacenterknowledge.com/archives/2015/11/12/dont-forget-memory-drams-surprising-role-high-cost-data-centers/. (Nov. 2015). R. Badalone. 2015. DRAM's Surprising Role in the Cost of Data Centers. http://www.datacenterknowledge.com/archives/2015/11/12/dont-forget-memory-drams-surprising-role-high-cost-data-centers/. (Nov. 2015).

3. G. B. Bell and M. H. Lipasti. 2004. Deconstructing Commit. In ISPASS. 68--77. G. B. Bell and M. H. Lipasti. 2004. Deconstructing Commit. In ISPASS. 68--77.

4. The gem5 simulator

5. Intel Corporation. 2016. Intel® 64 and IA-32 Architectures Optimization Reference Manual. http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html. (June 2016). Intel Corporation. 2016. Intel® 64 and IA-32 Architectures Optimization Reference Manual. http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html. (June 2016).

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues;Proceedings of the 50th Annual International Symposium on Computer Architecture;2023-06-17

2. Delay-on-Squash: Stopping Microarchitectural Replay Attacks in Their Tracks;ACM Transactions on Architecture and Code Optimization;2022-11-17

3. Seeds of SEED: Preventing Priority Inversion in Instruction Scheduling to Disrupt Speculative Interference;2021 International Symposium on Secure and Private Execution Environment Design (SEED);2021-09

4. OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming;IEEE Transactions on Computers;2019-12-01

5. Ghost loads;Proceedings of the 16th ACM International Conference on Computing Frontiers;2019-04-30