Affiliation:
1. University of Rhode Island, Kingston, RI, USA
2. U.S. Courts, Western District of Texas, Waco, TX
Abstract
Indirect memory accesses have irregular access patterns that limit the performance of conventional software and hardware-based prefetchers. To address this problem, we propose the Array Tracking Prefetcher (ATP), which tracks array-based indirect memory accesses using a novel combination of software and hardware. ATP is first configured by special metadata instructions, which are inserted by programmer or compiler to pass data structure traversal knowledge. It then calculates and issues prefetches based on this information. ATP also employs a novel mechanism for dynamically adjusting prefetching distance to reduce early or late prefetches. ATP yields average speedup of 2.17 as compared to a single-core without prefetching. By contrast, the speedup for conventional software and hardware-based prefetching is 1.84 and 1.32, respectively. For four cores, the average speedup for ATP is 1.85, while the corresponding speedups for software and hardware-based prefetching are 1.60 and 1.25, respectively.
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Information Systems,Software
Reference51 articles.
1. IMP
2. David H. Bailey. 2011. NAS parallel benchmarks. Encyclopedia of Parallel Computing: 1254--1259. David H. Bailey. 2011. NAS parallel benchmarks. Encyclopedia of Parallel Computing: 1254--1259.
3. Page Lawrence Sergey Brin Rajeev Motwani and Terry Winograd. 1999. The PageRank Citation Ranking: Bringing Order to the Web. Stanford InfoLab. Page Lawrence Sergey Brin Rajeev Motwani and Terry Winograd. 1999. The PageRank Citation Ranking: Bringing Order to the Web. Stanford InfoLab.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. FAJITA: Stateful Packet Processing at 100 Million pps;Proceedings of the ACM on Networking;2024-08-18
2. A prefetching indexing scheme for in-memory database systems;Future Generation Computer Systems;2024-07
3. Tyche: An Efficient and General Prefetcher for Indirect Memory Accesses;ACM Transactions on Architecture and Code Optimization;2024-03-23
4. Differential-Matching Prefetcher for Indirect Memory Access;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02
5. Decoupled Vector Runahead;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28