Eliminating Iterations of Iterative Methods-Reference-Cited by-同舟云学术

Eliminating Iterations of Iterative Methods

Published:2021-06-22 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2021 on Great Lakes Symposium on VLSI
language:
Short-container-title:

Author:

Song Tao¹,Chen Xiaoming¹,Han Yinhe¹

Affiliation:

1. Institute of Computing Technology, Chinese Academy of Sciences & University of Chinese Academy of Sciences, beijing, China

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3453688.3461510

Reference21 articles.

1. H. Chang etal 2011. Physical mechanism of HfO2-based bipolar resistive random access memory. In VLSI-TSA. 1--2. H. Chang et al. 2011. Physical mechanism of HfO2-based bipolar resistive random access memory. In VLSI-TSA. 1--2.

2. TIME: A Training-in-Memory Architecture for RRAM-Based Deep Neural Networks

3. PRIME

4. Tim Davis. [n.d.]. SuiteSparse Matrix Collection. https://sparse.tamu.edu/ Tim Davis. [n.d.]. SuiteSparse Matrix Collection. https://sparse.tamu.edu/

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fully Parallel and Reconfigurable Realization of DFT/IDFT using In-Memory Computing;2023 10th International Conference on Wireless Networks and Mobile Communications (WINCOM);2023-10-26

2. Towards Low-Complexity, Fully Parallel and Flexible Hardware Realization of DCT/IDCT;2023 16th International Conference on Signal Processing and Communication System (ICSPCS);2023-09-06

3. FSPA: An FeFET-based Sparse Matrix-Dense Vector Multiplication Accelerator;2023 60th ACM/IEEE Design Automation Conference (DAC);2023-07-09

4. Re-FeMAT: A Reconfigurable Multifunctional FeFET-Based Memory Architecture;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-11

5. G-RMOS: GPU-accelerated Riemannian Metric Optimization on Surfaces;Computers in Biology and Medicine;2022-11