Size Optimization of MIGs with an Application to QCA and STMG Technologies-Reference-Cited by-同舟云学术

Size Optimization of MIGs with an Application to QCA and STMG Technologies

Published:2018-07-17 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures
language:
Short-container-title:

Author:

Riener Heinz¹,Testa Eleonora¹,Amaru Luca²,Soeken Mathias¹,De Micheli Giovanni¹

Affiliation:

1. Integrated Systems Laboratory, EPFL, Lausanne, Switzerland

2. Synopsys Inc., Sunnyvale, CA, USA

Funder

H2020 European Research Council

Schweizerischer Nationalfonds zur Förderung der Wissenschaftlichen Forschung

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3232195.3232202

Reference20 articles.

1. Majority-Inverter Graph

2. Majority-Inverter Graph: A New Paradigm for Logic Optimization

3. Robert K. Brayton and Alan Mishchenko. 2010. ABC: An Academic Industrial-Strength Verification Tool. In Computer Aided Verification. 24--40. 10.1007/978-3-642-14295-6_5 Robert K. Brayton and Alan Mishchenko. 2010. ABC: An Academic Industrial-Strength Verification Tool. In Computer Aided Verification. 24--40. 10.1007/978-3-642-14295-6_5

4. Graph-Based Algorithms for Boolean Function Manipulation

5. Yung-Chih Chen and Chun-Yao Wang. 2009. Fast detection of node mergers using logic implications. In Int'l Conf. on Computer-Aided Design. 785--788. 10.1145/1687399.1687545 Yung-Chih Chen and Chun-Yao Wang. 2009. Fast detection of node mergers using logic implications. In Int'l Conf. on Computer-Aided Design. 785--788. 10.1145/1687399.1687545

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Technology independent optimization when implementing sparse systems of disjunctive normal forms of Boolean functions in ASIC;Informatics;2024-03-29

2. Scalable Logic Rewriting Using Don't Cares;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

3. Heuristic Logic Resynthesis Algorithms at the Core of Peephole Optimization;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

4. Logic Synthesis with XOR-Majority Graphs;Design Automation and Applications for Emerging Reconfigurable Nanotechnologies;2023-06-20

5. Utilizing XMG-Based Synthesis to Preserve Self-Duality for RFET-Based Circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-03