A performance & power comparison of modern high-speed DRAM architectures-Reference-Cited by-同舟云学术

A performance & power comparison of modern high-speed DRAM architectures

Published:2018-10 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the International Symposium on Memory Systems
language:
Short-container-title:

Author:

Li Shang¹,Reddy Dhiraj¹,Jacob Bruce¹

Affiliation:

1. University of Maryland

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3240302.3240315

Reference61 articles.

1. Achieving predictable performance through better memory controller placement in many-core CMPs

2. AMD. 2015. High-Bandwidth Memory-Reinventing Memory Technology. https://www.amd.com/Documents/High-Bandwidth-Memory-HBM.pdf. AMD. 2015. High-Bandwidth Memory-Reinventing Memory Technology. https://www.amd.com/Documents/High-Bandwidth-Memory-HBM.pdf.

3. The gem5 simulator

4. Memory bandwidth limitations of future microprocessors

Cited by 28 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Green ICT Methodology for Energy Consumption Calculation in ICT Architecture Components;Procedia Computer Science;2024

2. VLSI Design of Light-Field Factorization for Dual-Layer Factored Display;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024

3. Design of QoS-Aware Network Functions;Springer Theses;2024

4. The Feasibility of Utilizing Low-Power DRAM in Disaggregated Systems;Proceedings of the International Symposium on Memory Systems;2023-10-02

5. An Offset-Canceled Sense Amplifier for DRAMs With Hidden Offset-Cancellation Time and Boosted Internal-Voltage-Difference;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-09