Femtosecond-precision electronic clock distribution in CMOS chips by injecting frequency comb-extracted photocurrent pulses

Author:

Hyun Minji,Chung HayunORCID,Na Woongdae,Kim JungwonORCID

Abstract

AbstractA clock distribution network (CDN) is a ubiquitous on-chip element that provides synchronized clock signals to all different circuit blocks in the chip. To maximize the chip performance, today’s CDN demands lower jitter, skew, and heat dissipation. Conventionally, on-chip clock signals have been distributed in the electric voltage domain, resulting in increased jitter, skew, and heat dissipation due to clock drivers. While low-jitter optical pulses have been locally injected in the chip, research on effective distribution of such high-quality clock signals has been relatively sparse. Here, we demonstrate femtosecond-precision distribution of electronic clocks using driver-less CDNs injected by photocurrent pulses extracted from an optical frequency comb source. Femtosecond-level on-chip jitter and skew can be achieved for gigahertz-rate clocking of CMOS chips by combining ultralow comb-jitter, multiple driver-less metal-meshes, and active skew control. This work shows the potential of optical frequency combs for distributing high-quality clock signals inside high-performance integrated circuits, including 3D integrated circuits.

Funder

This research was supported by the Samsung Research Funding and Incubation Center for Future Technology

Publisher

Springer Science and Business Media LLC

Subject

General Physics and Astronomy,General Biochemistry, Genetics and Molecular Biology,General Chemistry,Multidisciplinary

Reference49 articles.

1. Friedman, E. G. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89, 665–692 (2001).

2. Restle, P. J. et al. A clock distribution network for microprocessors. IEEE J. Solid-State Circuits 36, 792–799 (2001).

3. Restle, P. J. Short course: PLLs, clocking, and clock distribution. In Proc. 2021 IEEE International Solid-State Circuits Conference (ISSCC) 552–553 (IEEE, 2021).

4. Yeh, C. et al. Clock distribution architectures: a comparative study. In Proc. 7th International Symposium on Quality Electronic Design 85–91 (IEEE, 2006).

5. Venkataraman, G., Feng, Z., Hu, J. & Li, P. Combinatorial algorithms for fast clock mesh optimization. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18, 131–141 (2010).

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3