Abstract
AbstractA clock distribution network (CDN) is a ubiquitous on-chip element that provides synchronized clock signals to all different circuit blocks in the chip. To maximize the chip performance, today’s CDN demands lower jitter, skew, and heat dissipation. Conventionally, on-chip clock signals have been distributed in the electric voltage domain, resulting in increased jitter, skew, and heat dissipation due to clock drivers. While low-jitter optical pulses have been locally injected in the chip, research on effective distribution of such high-quality clock signals has been relatively sparse. Here, we demonstrate femtosecond-precision distribution of electronic clocks using driver-less CDNs injected by photocurrent pulses extracted from an optical frequency comb source. Femtosecond-level on-chip jitter and skew can be achieved for gigahertz-rate clocking of CMOS chips by combining ultralow comb-jitter, multiple driver-less metal-meshes, and active skew control. This work shows the potential of optical frequency combs for distributing high-quality clock signals inside high-performance integrated circuits, including 3D integrated circuits.
Funder
This research was supported by the Samsung Research Funding and Incubation Center for Future Technology
Publisher
Springer Science and Business Media LLC
Subject
General Physics and Astronomy,General Biochemistry, Genetics and Molecular Biology,General Chemistry,Multidisciplinary
Reference49 articles.
1. Friedman, E. G. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89, 665–692 (2001).
2. Restle, P. J. et al. A clock distribution network for microprocessors. IEEE J. Solid-State Circuits 36, 792–799 (2001).
3. Restle, P. J. Short course: PLLs, clocking, and clock distribution. In Proc. 2021 IEEE International Solid-State Circuits Conference (ISSCC) 552–553 (IEEE, 2021).
4. Yeh, C. et al. Clock distribution architectures: a comparative study. In Proc. 7th International Symposium on Quality Electronic Design 85–91 (IEEE, 2006).
5. Venkataraman, G., Feng, Z., Hu, J. & Li, P. Combinatorial algorithms for fast clock mesh optimization. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18, 131–141 (2010).
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献