Algorithm Level Evaluation of DPA Resistivity against Cryptosystems-Reference-Cited by-同舟云学术

Algorithm Level Evaluation of DPA Resistivity against Cryptosystems

Published:2006 Issue:10 Volume:126 Page:1221-1228
ISSN:0385-4221
Container-title:IEEJ Transactions on Electronics, Information and Systems
language:en
Short-container-title:IEEJ Trans.EIS

Author:

Sasaki Akihiko¹,Abe Kôki¹

Affiliation:

1. Department of Computer Science, The University of Electro-Communications

Publisher

Institute of Electrical Engineers of Japan (IEE Japan)

Subject

Electrical and Electronic Engineering

Link

http://www.jstage.jst.go.jp/article/ieejeiss/126/10/126_10_1221/_pdf

Reference19 articles.

1. (1) P. Kocher, J. Jaffe, and B. Jun: “Introduction to Differential Power Analysis and Related Attacks”, available at http://www.cryptography.com/resources/whitepapers/DPA- technical.html (1998)

2. (4) S. Kawamura, M. Koike, M. Shiba, F. Sano, and H. Nozaki: “A Digital Model for Assessing Side-Channel Attack Resilience”, SCIS2001 (2001) (in Japanese)

3. 川村信一•小池正修•斯波万恵•佐野文彦•野崎華恵: 「サイドチャネル解析への耐性評価モデル」,電子情報通信学会 2001年暗号と情報セキュリティシンポジウム(SCIS2001) (2001)

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Tamper Resistance Simulation on Algorithm Level Design;Electrical Engineering in Japan;2013-10-24

2. Platform for Verification of Electromagnetic Analysis Attacks against Cryptographic Circuits;2013 10th International Conference on Information Technology: New Generations;2013-04

3. Tamper Resistance Simulation on Algorithm Level Design;IEEJ Transactions on Electronics, Information and Systems;2011