1. (1) P. C. Kocher, J. Jaffe, and B. Jun: “Differential Power Analysis”, Proc. of International Cryptology Conference'99, pp. 388-397 (1999)
2. (2) A. Sasaki and K. Abe: “Algorithm Level Evaluation of DPA Resistivity against Cryptosystems”, IEEJ Trans. EIS, Vol. 126, No. 10, pp. 1221-1228 (2006) (in Japanese)
3. (3) A. Miyamoto, N. Homma, T. Aoki, and A. Satoh: “An Experimental Comparison of Power Analysis Attacks against RSA Processors on ASIC and FPGA”, Proc. of 14th Workshop on Synthesis And System Integration of Mixed Information technologies, pp. 58-63 (2009)
4. (4) K. Kojima, K. Okuyama, K. Iwai, M. Shiozaki, M. Yoshikawa, and T. Fujino: “LSI Implementation Method of DES Cryptographic Circuit Utilizing Domino-RSL Gate Resistant to DPA Attack”, Proc. of the 16th Workshop on Synthesis And System Integration of Mixed Information Technologies, pp. 169-201 (2010)
5. (5) E. Brier, C. Clavier, and F. Olivier: “Correlation Power Analysis with a Leakage Model”, Proc. of Cryptographic Hardware and Embedded Systems 2004, pp. 16-29 (2004)