1. A Logic Nanotechnology Featuring Strained-Silicon
2. K. Rim, E.P. Gusev, C.D, Emic, T. Kanarsky, H. Chen, J. Chu, J. Ott, K. Chan, D. Boyd, V. Mazzeo, B.H. Lee, A. Mocuta, J. Welser, S.L. Cohen, M. Ieong and H.-S. Wong, Mobility enhancement in strained Si NMOSFETs with, VLSI Symp. Tech. Dig. (2002) 12.