1. Interconnect opportunities for gigascale integration
2. V. Arnal, L.G. Gosset, W.F.A. Besling, A. Farcy, L.-L. Chapelon, A. Fuchsmann, J. Vitiello, S. Chhun, M. Aimadeddine, C. Guedj, J.-F. Guillaumond, J. Torres, in: Proceedings of the ElectroChemical Society Spring Meeting 2005.
3. A. Farcy, O. Cueto, B. Blampey, T. Lacrevaz, B. Fléchet, F. de Crécy, J. Torres, in: Proceedings of the Eighth IEEE Workshop on Signal Propagation in Interconnect (SPI), Heidelberg, May 2004.
4. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
5. T. Ueda, E. Tamaoka, K. Yamashita, N. Aoi, S. Mayumi, in: Proceedings of 1998 VLSI Symposium, 1998, pp. 46–47.