Author:
Na Seong-Hun,Lim Seung-Kyu,Kim Jin-Soo,Park Hwa-Sun,Oh Heung-Jae,Choi Jin-Won,Suh Su-Jeong
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference9 articles.
1. Solder joint reliablity of BGA, CSP, Flip chip, and fine pitch SMT assemblies;Lau,1997
2. Goenka L, Achari A. Void formation in flip chip solder bumps – Part 2. In: Proceeding of the 19th IEEE/CPMT, symposium; 1996. p. 430–7.
3. Simulation of void growth in molten solder bumps;Panton;J Electron Packag,2003
4. A numerical study of void nucleation and growth in a flip chip assembly process;Lee;Modell Simul Mater Sci Eng,2010
5. Experimental study of void formation in high-lead solder joints of flip-chip assemblies;Wang;J Electron Packag,2005
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献