1. International technology roadmap for semiconductors. .
2. Mukhopadhyay S, Mahmoodi H, Roy K. Modeling and estimation of failure probability due to parameter variation in nano-scale SRAMs for yield enhancement. In: Dig tech papers VLSI circuits symp; 2004. p. 64–7.
3. Mukhopadhyay S, Mahmoodi H, Roy K. Statistical design and optimization of SRAM cell for yield enhancement. In: Proc int conf computer aided design; 2004. p. 10–3.
4. Large-scale SRAM variability characterization in 45nm CMOS;Guo;IEEE J Solid-State Circ,2009
5. Tsai C, Marek-Sadowska M. Analysis of process variation’s effect on SRAM’s read stability. In: Proc international symposium on quality of electronic design; 2006. p. 602–10.