1. Schoroder HU, van Steenwijk G, Notermans G. High Voltage resistance ESD protection circuitry for 0.5um CMOS OTP/EPROM programming pin. EOS/ESD Symposium Proceedings, 1998, p. 96–103.
2. Maloney T, Parat K, Clark N, Darwish A. Protection of High Voltage Power and Programming Pins. EOS/ESD Symposium Proceedings, 1997, p. 246–54.
3. ESD-Induced Oxide Breakdown on Self-Protecting GG-nMOSFET in 0.1-um CMOS Technology, Device and Material Reliability;Salman;IEEE Transactions,2003
4. NMOSFET ESD Self-Protection Strategy and Underlying Failure Mechanism in Advanced 0.13-um CMOS Technology, Device and Materials Reliability;Salman;IEEE Transactions,2002
5. Concannon A, Vashchenko VA, Hopper P, Ter Beek M. ESD Protection of Double-Diffusion Devices in Submicron CMOS Processes, Solid-State Device Research Conference 2004. ESSDERC 2004. Proceeding of the 34th European. Sept 2004 p. 261–4.