1. Physics-based simulation of single-event effects;Dodd;IEEE Trans. Device Mater. Rel.,2005
2. Single particle-induced latchup;Bruguier;IEEE Trans. Nucl. Sci.,1996
3. A 45nm low power system-on-chip technology with dual gate (logic and I/O) high-k/metal gate strained silicon transistors;Jan,2008
4. A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications;Jan,2009
5. A 22nm SoC platform technology featuring 3-D trigate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications;Jan,2012