Author:
Valdevit L.,Khanna V.,Sharma A.,Sri-Jayantha S.,Questad D.,Sikka K.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference25 articles.
1. The evolution of build-up package technology and its design challenges;Blackshear;IBM J Res Dev,2005
2. Shukla R, Murali V, Bhansali A. Flip chip CPU package technology at Intel: a technology and manufacturing overview. In: Proceedings of the electronic components and technology conference, IEEE; 1999. p. 945–9.
3. Review of models and the disturbed state concept for thermomechanical analysis in electronic packaging;Deasi;ASME J Electron Packag,2001
4. Research of underfill delamination in flip chip by the J-integral method;Xu;ASME J Electron Packag,2004
5. Strain energy density criterion for reliability and life prediction of solder joints in electronic packaging;Guven;ASME J Electron Packag,2004
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献